# **Design and Implementation of TCAM using Reversible Logic**

G.Mounika<sup>1</sup>, D.Srinivas Rao<sup>2</sup>

<sup>1</sup> PG Scholar, Department of ECE, Vaagdevi College of Engineering, Bollikunta, Warangal.
<sup>2</sup> Assistant Professor, Department of ECE, Vaagdevi College of Engineering, Bollikunta, Warangal.
Email - guduru.mounika.1992@gmail.com, cnu0212@gmail.com

**Abstract:** CAM is the one of the special type of memory which is used to search the contents stored in the memory using the contents. Ternary content addressable memory is a memory which has three states logic 1, logic 0 and logic x where search operation is performed within the single clock cycle. This memory component is designed using the reversible logic gates. Content addressable memory is a special type of memory which can do search operation in a single clock cycle. CAM has disadvantages of high power dissipation during the matching operation. Ternary content addressable memory (TCAM) is a special type of memory which is used to search for logic 0, logic 1, logic 'x'. These types of memory are used in routers in order to perform the lookup table function in a single clock cycle. As the use of networks, typified by the Internet, has spread widely in recent years, attention has focused on TCAMs as a key device for increasing the speed of packet forwarding (packet data transfers) by networking equipment by enabling high-speed lookup of destinations, etc., for large volumes of information during packet data transfers. Reversible logic has gained its interest in recent years due to its ultra-low power characteristics. Many works have been done to reduce the power consumption in TCAM. This paper deals with a novel design of TCAM cells using reversible logic. The proposed design is optimized in terms of number of garbage outputs and quantum cost. The proposed TCAM cell does the function of the conventional TCAM cell.

**Key Words:** TCAM, Garbage output, Quantum cost, Reversible logic, Content addressable memory, Power consumption

## **INTRODUCTION:**

Ternary content Addressable memory is a one of the Special type of memory ,these memory has the three logic states ie: Logic "0", Logic "1" and Logic" x" this is used to perform the search operation within the Single Clock Cycle. TCAM finds the application in various fields. The main application of TCAM is found in the Network Routers where searching operation is done using the Contents. The other applications of the TCAM are found in Intrusion Detect, image processing, Gene pattern searching bioinformatics. The proposed concept is designed using the reversible logic gate. In Reversible logic gates, each and every computed information is stored, because of that there is no loss of data and loss of power. There are equal number of inputs and outputs in reversible gates and the information is reused in the circuit by avoiding the loss of information by not computing the information computed before. There are three factors in the reversible logic, Quantum cost, worst case Delay and Garbage outputs. There are few gates proposed namely Toffoli Gate which has the quantum cost of 5 which has 3 inputs and 3 outputs and Feyman gate has quantum cost of 1 and has two inputs and two outputs similarly many reversible gates have been proposed satisfying all the reversible properties. RAM needs an address to fetch the data stored in the memory whereas CAM needs the contents to be searched in the search lines and the matched address is obtained at the output. CAM is known for its high speed search operation. However, the CAMs consume lot of power due to its high speed operation and lot of heat is dissipated. High power consumption in CAM devices increases the junction temperatures of the chip which increases the heat dissipation there by reducing the performance of the chip [1].

When there is computation in any logic circuits, the loss in information will lead to heat generation in the system. Landauer [2] proposed that for every single bit loss of information there will be KTln2 Joules of energy will be dissipated in the form of heat. Bennett [3] showed that heat dissipation will be zero ideally if the circuit is designed using reversible elements. According to the definition of reversible

elements, the circuit is said to be reversible if there is no loss in information. Feynman [4] has proposed the first 2×2 reversible gate which will do ex or operation. Now-a-days, the research in designing the irreversible circuits to reversible circuits is the great area of concern due to its low power characteristics of the design. In the conventional TCAM design, 16 transistors are used to do the search and match operations. The change in state of the transistors due to the changes in the bit of search line and matchline will lead to the heat dissipation of the circuits. It has been shown that the power consumption for the conventional 16T TCAM cell is approximately 12mW to 15mW of power [5]. This paper aims at presenting a novel TCAM design using reversible elements as an alternate to reduce the power consumption in the TCAM cell. A novel SRAM cell is designed using the reversible elements which are used to store the data. The match line and the search line are also designed using reversible elements which emulate the conventional NAND type TCAM cell. To the best of our knowledge, this is the first paper on designing a novel TCAM cell using reversible elements. The design is verified by using Xilinx ISE simulator.

## LITERATURE SURVEY:

More research is done on the reversible logic gates. The processing of the reversible logic gates is a basic method of reusing [1]. Using the TR gate a binary subtractor is proposed, TR gates stands better than that of the other reversible gates available and by using this reversible logic gate the garbage output ,quantum cost and circuit complexity is reduced .TCAM is used in many High speed searching applications one of the well-known application is Internet Router, where CAM or TCAM is used to search the content of the memory and gives out the Address of respective memory to the RAM[2]. There are many applications of reversible logic gates in Low Power CMOS which are used in CODE Converters, Bioinformatics which are designed by utilizing the Basic available Reversible logic gates. Converters reduce the switching activities by pointing the transition between single and many ordered logical operations [3]. Cam Compares the stored bits with the search line bit which is fed from the input side and there are two types of CAM ie Binary CAM and Ternary CAM. Binary CAM has only Two states "logic 0" and logic"1" and in Ternary CAM there are Three states Logic "1" ,Logic "0" and Don't Care , Hashing technique is used in CAM Based RAMS which is nothing but the conversion of long data into the short Key .




Figure 1: Basic operation of TCAM

#### BASIC REVERSIBLE LOGIC GATES AND OPERATION:

Reversible Logic gates are nothing but the gates having the same number of inputs as well as same number of outputs. Where the inputs and outputs of the gate are mapped with each other. There are 3 factors related to the reversible logic gates, Quantum cost, Worst case delay and garbage outputs. Feynman gate which is said to be controlled Not gate having two inputs and two outputs which is said to be 2x2 and having the quantum cost of 1with worst case delay of 1. Fredkin gate is 3x3 reversible gate having the quantum cost of 5 and worst case delay of 5. Tofoli gate is 3x3 one of the reversible gate having the quantum cost of 6 with worst case delay of 6.peres gate is also 3x3 the member of reversible logic gate family with quantum cost of 4 with worst case delay of 4.





Figure 6: Reversible SRAM

Figure 7: Conventional TCAM

## Working of SRAM and TCAM and Reversible TCAM:

In this section we are going to discuss about the SRAM using reversible logic gates and about the conventional TCAM realized using the Conventional logic gates. Figure 6 shows the realization of the SRAM using reversible logic gates. Here in proposed design we use 3x3 Fredkin gate and 2x2 Feynan gate to realize the SRAM. This SRAM has the capacity to store single bit of data in it. SRAM has two states Hold state and Read/Write State. The operating modes of the SRAM Depends upon the WL when WL=0 SRAM operates in Hold State and When WL=1 SRAM operates in Read/Write Mode. Figure 7 shows the Diagram of Conventional TCAM. it consists of Two back inverted inverters connected to each other in opposite direction which acts as a memory to store a data it consists of SL and SL\_bar which are known as search lines which are used to search the bit stored in the memory and ML(match line) which is output of the TCAM. In this part we discuss about the Single bit TCAM Realized Using the Reversible Logic gates. The Input data is given from the SRAM to the TCAM cell as a input to Feyman gate which is then connected to Feyman gate and then connected to the Fredkin gate the exored results is given as input to the to peres gate where output is obtained at Match line(ML) the same TCAM can be Realized by replacing the Peres gate by Tofoli gate .But the quantum cost of the Second design increases slightly which also effects the worst case delay of the circuit also but garbage outputs remain same for the both the design.






Fig. 10: Reversible 4 × 3 TCAM Array

**Simulation Results:** In this part we discuss the Simulated Results of the Above Design and verified it Using Xilinx ISE Simulator 14.7 on Spartan 6 Board.




Figure 12: RTL for TCAM using peres gate




Figure 13: RTLfor TCAM using Tofoli gate

## **Comparisons of Both the Designs:**

Model	Quantum cost	Worst case delay	Garbage Output
Single bit TCAM with Toffoli gate	18	18	6
Single bit TCAM with Peres gate	17	17	6



Figure 14: Simulation result for TCAM

Figure 15: Synthesis report for TCAM

#### **CONCLUSION:**

Above two Designs perform the same operations which are verified on Xilinx ISE 14.7 simulator and compared the designs in terms of cost performance and garbage Outputs which varies slightly In above designs we have only tried to reduce the quantum cost and delay of the circuit and compare the both the design for single bit we can also design for array of cells and compare the results which is also done using Xilinx tool and verified on FPGA kit. This paper proposed a novel design of TCAM design using reversible circuit design. Ternary content addressable memory compares input data against stored data (logic '0', logic '1', don't care) in parallel and outputs the matched data. In reversible SRAM design, 3 × 3 Fredkin gate and the 2 × 2 Feynman gate is used to form the SRAM cell which is used to store the single bit of information. Each and every SRAM cell will have word line (WL) in order to make the SRAM cell to function in one of the modes that is either in read/write or hold state. 3×3 Fredkin gate and Peres gate is used to perform the search line and match line operation. The design is verified and simulated by using Xilinx ISE simulator. The practical realization of reversible TCAM based chip will definitely reduce the power consumption of the network switches.

## **REFERENCES:**

- 1. Sk Noor Mahammad, Siva Kumar Sastry Hari,, "Constructing Online Testable Circuits Using Reversible Logic Reconfigurable and Intelligent Systems Engineering Group.
- 2. Kostas Pagiamtzis , Ali Sheikholeslami, "Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey", IEEE JOURNAL OF SOLID-STATE CIRCUITS VOL. 41, NO. 3, MARCH 2006
- 3. Vinay Kumar Gollapalli and K Koteshwarrao, M. Tech, SSGN Srinivas, M. Tech, "Design of Reversible Code Converters Using Verilog HDL", International journal and Magazine of Engineering technology management and Research, 2015.
- 4. Md. Selim Al Mamun, David Menville "Quantum Cost Optimization for Reversible Sequential Circuit" (IJACSA) International Journal of Advanced Computer Science and Applications, Vol. 4, No. 12, 2013.
- 5. Jagadeesh. D. Pujari, Rajesh. Yakkundimath and A. S. Byadgi, "Algorithm and Architecture for a
- 6. Low-Power Content-Addressable Memory Basedon Sparse Clustered Networks ", IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 23, NO. 4,
- 7. APRIL 2015.
- 8. Matthew Morrison, Matthew Lewandowski, Richard Meana, "Design of Static and Dynamic RAM
- 9. Arrays using a Novel Reversible Logic Gate and Decoder", 2011 11th IEEE International Conference on Nanotechnology Portland Marriott August 15-18, 2011, Portland, Oregon, USA
- 10. S Dinesh Kumar Noor Mahammad Sk, "A Novel Ternary Content-Addressable Memory (TCAM) Design Using Reversible Logic", 2015 28th International Conference on VLSI Design and 2015 14th International Conference on Embedded Systems.

- 11. Md. Selim Al Mamun, Pronab Kumar Mondal, Uzzal Kumar Prodhan," A Novel Approach for Designing Online Testable Reversible Circuits" International Journal of Engineering Research and Development e-ISSN: 2278-067X, p-ISSN: 2278-800X, www.ijerd.com Volume 5, Issue 2 (December 2012), PP. 39-44.
- 12. B.Raghu kanth\*, B.Murali Krishna "A DISTINGUISH BETWEEN REVERSIBLE AND CONVENTIONAL LOGIC GATES" International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 2, Mar-Apr 2012, pp.148
- 13. N. Mohan, W. Fung, D. Wright, and M. Sachdev, "Design techniques and test methodology for low-power teams," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 14, no. 6, pp. 573–586, 2006.
- 14. R. Landauer, "Irreversibility and heat generation in the computing process," IBM Journal of Research and Development, vol. 5, no. 3, pp. 183–191, July 1961.
- 15. C. Bennett, "Logical reversibility of computation," IBM Journal of Research and Development, vol. 17, no. 6, pp. 525–532, Nov 1973.
- 16. R. Feynman, "Quantum mechanical computers," Foundations of Physics, vol. 16, no. 6, pp. 507–531, 1986.
- 17. F. Zane, G. Narlikar, and A. Basu, "Coolcams: Power-efficient teams for forwarding engines," in INFOCOM 2003. Twenty-Second Annual Joint Conference of the IEEE Computer and Communications. IEEE Societies, vol. 1. IEEE, 2003, pp. 42–52.
- 18. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (cam) circuits and architectures: a tutorial and survey," Solid-State Circuits, IEEE Journal of, vol. 41, no. 3, pp. 712–727, March 2006.
- 19. J. Lim, D.-G. Kim, and S.-I. Chae, "A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems," Solid-State Circuits, IEEE Journal of, vol. 34, no. 6, pp. 898–903, 1999.
- 20. Peres, "Reversible logic and quantum computers," Physical review A, vol. 32, no. 6, p. 3266, 1985.
- 21. M. Morrison, M. Lewandowski, R. Meana, and N. Ranganathan, "Design of static and dynamic ram arrays using a novel reversible logic gate and decoder," in Nanotechnology (IEEE-NANO), 2011 11th IEEE Conference on, Aug 2011, pp. 417–420.
- 22. S. Mahammad and K. Veezhinathan, "Constructing online testable circuits using reversible logic," Instrumentation and Measurement, IEEE Transactions on, vol. 59, no. 1, pp. 101–109, Jan 2010.